FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity

Fixed readback bug

Browse Source 
- Only readback on reads
This commit is contained in:
Andreas Olofsson 2016-03-21 20:47:48 -04:00
parent 71230c8c95
commit 2a993815c3
1 changed files with 1 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
spi/hdl/spi_master_regs.v
View File

@ -197,7 +197,7 @@ module spi_master_regs (/*AUTOARG*/
always @ (posedge clk) always @ (posedge clk)
begin begin
access_out <= access_in; access_out <= reg_read;
dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0]; dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0];
ctrlmode_out[4:0] <= ctrlmode_in[4:0]; ctrlmode_out[4:0] <= ctrlmode_in[4:0];
datamode_out[1:0] <= datamode_in[1:0]; datamode_out[1:0] <= datamode_in[1:0];
@ -211,15 +211,6 @@ module spi_master_regs (/*AUTOARG*/
assign wait_out = fifo_wait; assign wait_out = fifo_wait;
/*wait_in |
fifo_wait |
autotran |
wait_pulse;
*/
emesh2packet e2p (.write_out (1'b1), emesh2packet e2p (.write_out (1'b1),
.srcaddr_out (32'b0), .srcaddr_out (32'b0),
.data_out (reg_rdata[31:0]), .data_out (reg_rdata[31:0]),