FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding timeout response code

Browse Source
This commit is contained in:
Andreas Olofsson 2015-11-29 10:27:43 -05:00
parent ad568ad0a0
commit 2ca649394b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
elink/hdl/esaxi.v
View File

@ -475,7 +475,7 @@ module esaxi (/*autoarg*/
if( rxrr_return_access )
begin
s_axi_rvalid <= 1'b1;
s_axi_rresp <= 2'd0;
s_axi_rresp <= rxrr_timeout_access ? 2'b10 : 2'b00;
case( axi_arsize[1:0] )
2'b00: s_axi_rdata[31:0] <= {4{rxrr_return_data[7:0]}}; //8-bit
2'b01: s_axi_rdata[31:0] <= {2{rxrr_return_data[15:0]}}; //16-bit