mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
Adding place holder for open source tools
- Keep dreaming....
This commit is contained in:
parent
d33f7f3c17
commit
2de2dc3fd6
4
chip/eda/README.md
Normal file
4
chip/eda/README.md
Normal file
@ -0,0 +1,4 @@
|
||||
## CONTENTS
|
||||
* EDA specific scripts
|
||||
* Some companies don't allow sharing, in that case you probably want to have a private repo of scripts and include a symbolic link here to that repo.
|
||||
* For example "ln -s /home/synopsys ."
|
25
chip/eda/open/README.md
Normal file
25
chip/eda/open/README.md
Normal file
@ -0,0 +1,25 @@
|
||||
#CONTENT
|
||||
* Various open source tools
|
||||
* front end: yosys
|
||||
* analog simulator: spice
|
||||
* verilog simulator: iverilog, verilator
|
||||
* pnr: n/a
|
||||
* lvs: n/a
|
||||
* drc: n/a
|
||||
* schmatic entry: n/a
|
||||
* polygon-push: n/a
|
||||
* analog circuit generators: n/a
|
||||
* logical equivalence : n/a
|
||||
* dft compiler : n/a
|
||||
* power compiler: n/a
|
||||
* power grid analysis: n/a
|
||||
* extraction tool: n/a
|
||||
* signal integrity: n/a
|
||||
* cell characterization: n/a
|
||||
* transistor level STA: n/a
|
||||
* signoff STA: n/a
|
||||
* scan pattern generator: n/a
|
||||
* memory compiler: n/a
|
||||
* generic standard cell library: n/a
|
||||
* generic io library: n/a
|
||||
|
2
chip/eda/open/yosys/README.md
Normal file
2
chip/eda/open/yosys/README.md
Normal file
@ -0,0 +1,2 @@
|
||||
## CONTENTS
|
||||
* place holder for yosys synthesis tool...
|
Loading…
x
Reference in New Issue
Block a user