FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Prototype for driving cell level parameters

Browse Source
This commit is contained in:
aolofsson 2021-05-25 16:10:50 -04:00
parent 2e8551d468
commit 2eb3e4518b
3 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
stdcells/dv/run.sh
View File

@ -1,12 +1,12 @@
#NAND2
sv2v oh_nand2_tb.sv > oh_nand2_tb.v
sv2v ../netlist/oh_nand2.sv > ../netlist/oh_nand2.v
iverilog oh_nand2_tb.v ../netlist/oh_nand2.v ../netlist/oh_nmos.v ../netlist/oh_pmos.v -o nand2.out
sv2v oh_nand2_tb.sv > oh_nand2_tb.v.tmp
sv2v ../netlist/oh_nand2.sv > ../netlist/oh_nand2.v.tmp
iverilog oh_nand2_tb.v.tmp ../netlist/oh_nand2.v.tmp ../netlist/oh_nmos.sv ../netlist/oh_pmos.sv -o nand2.out
#NOR2
sv2v oh_nor2_tb.sv > oh_nor2_tb.v
sv2v ../netlist/oh_nor2.sv > ../netlist/oh_nor2.v
iverilog oh_nor2_tb.v ../netlist/oh_nor2.v ../netlist/oh_nmos.v ../netlist/oh_pmos.v -o nor2.out
sv2v oh_nor2_tb.sv > oh_nor2_tb.v.tmp
sv2v ../netlist/oh_nor2.sv > ../netlist/oh_nor2.v.tmp
iverilog oh_nor2_tb.v.tmp ../netlist/oh_nor2.v.tmp ../netlist/oh_nmos.sv ../netlist/oh_pmos.sv -o nor2.out

0
stdcells/netlist/oh_nmos.v → stdcells/netlist/oh_nmos.sv
View File

0
stdcells/netlist/oh_pmos.v → stdcells/netlist/oh_pmos.sv
View File