FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Fixing 64 bit read bug

Browse Source
This commit is contained in:
Andreas Olofsson 2015-11-16 22:01:45 -05:00
parent 3102d6cd44
commit 2f9e2910ac
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
emesh/dv/ememory.v
View File

@ -80,8 +80,8 @@ module ememory(/*AUTOARG*/
//Shift up
assign din_aligned[DW-1:0] = (datamode_in[1:0]==2'b00) ? {(4){data_in[7:0]}} :
(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :
data_in[31:0];
(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :
data_in[31:0];
//Data-in (hardoded width)
assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],din_aligned[31:0]}:
@ -146,7 +146,7 @@ module ememory(/*AUTOARG*/
.addr (align_addr[2:0]),
.data_in (dout[2*DW-1:0]));
assign srcaddr_out[AW-1:0] = dout_aligned[63:32];
assign srcaddr_out[AW-1:0] = (datamode_out[1:0]==2'b11) ? dout[63:32] : 32'b0;
assign data_out[DW-1:0] = dout_aligned[31:0];
//Concatenate