FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Renaming irqc to pic

Browse Source 
-More attractive name (has a wiki entry even...)
This commit is contained in:
Andreas Olofsson 2016-02-20 21:55:49 -05:00
parent c2d74628ea
commit 3421e89536
3 changed files with 3 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -17,7 +17,7 @@
|[emmu](emmu) | FPGA | Memory transaction translation unit |
|[etrace](etrace) | HH | Logic Analyzer |
|[gpio](gpio) | HH | General Purpose IO |
|[irqc](irqc) | SI | Epiphany nested interrupt controller |
|[pic](pic) | SI | Programmable interrupt controller |
|[parallella](parallella) | FPGA | Parallella FPGA logic |
|[risc-v](risc-v) | HH | RISC-V implementation |
|[spi](spi) | HH | SPI master/slave |

16
irqc/hdl/irqc_regmap.v
View File

@ -1,16 +0,0 @@
`ifndef IRQC_REGMAP_V_
`define IRQC_REGMAP_V_
//registers
`ifndef ECORE_IRET
`define ECORE_IRET 6'h08
`define ECORE_IMASK 6'h09
`define ECORE_ILAT 6'h0A
`define ECORE_ILATST 6'h0B
`define ECORE_ILATCL 6'h0C
`define ECORE_IPEND 6'h0D
`define IRQ_VECTOR_TABLE 32'h00000000
`endif
`endif

4
irqc/hdl/irqc.v → pic/hdl/pic.v
View File

@ -1,9 +1,9 @@
`include "irqc_regmap.v"
`include "pic_regmap.v"
//###########################################################################
//# IRQC: Simple nessted interrupt controller
//#
//############################################################################
module irqc(/*AUTOARG*/
module pic(/*AUTOARG*/
// Outputs
ic_flush, ic_iret_reg, ic_imask_reg, ic_ilat_reg, ic_ipend_reg,
ic_irq, ic_irq_addr,