mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
Fixing edge align circuit
- duh error - making output positive edge aligned, the negedge nastyness should be maintained within module...
This commit is contained in:
parent
e70c51670c
commit
4b384be602
@ -1,5 +1,6 @@
|
||||
/* Detects the common aligned positive edge for a
|
||||
* slow/fast clocks
|
||||
* slow/fast clocks. The circuit uses the negedge of the fast clock
|
||||
* to sample the slow clock. Output is positive edge sampled.
|
||||
*
|
||||
* NOTE: Assumes clocks are aligned and synchronous!
|
||||
*
|
||||
@ -8,12 +9,14 @@
|
||||
* __ __ __ __ __ __
|
||||
* _/ \__/ \__/ \__/ \__/ \__/ \__/ FASTCLK
|
||||
* ___________ _________
|
||||
* __/ \___________/ CLK45
|
||||
* ___________ ___
|
||||
* ________/ \___________/ CLK135
|
||||
* ___/ 1 1 \_0_____0____/ CLK45
|
||||
* ____________ ___
|
||||
* ______/ 1 1 \___0____0___/ CLK90
|
||||
*
|
||||
* ____ ______
|
||||
* \__________________/ \________ FIRSTEDGE
|
||||
* \________________/ \________ FIRSTEDGE
|
||||
*
|
||||
*
|
||||
*
|
||||
*/
|
||||
|
||||
@ -29,14 +32,16 @@ module edgealign (/*AUTOARG*/
|
||||
output firstedge;
|
||||
|
||||
reg clk45;
|
||||
reg clk135;
|
||||
reg clk90;
|
||||
reg firstedge;
|
||||
|
||||
always @ (negedge fastclk)
|
||||
begin
|
||||
clk45 <= slowclk;
|
||||
clk135 <= clk45;
|
||||
firstedge <= ~clk45 & ~clk135;
|
||||
|
||||
always @ (posedge fastclk)
|
||||
begin
|
||||
clk90 <= clk45;
|
||||
firstedge <= ~clk45 & clk90;
|
||||
end
|
||||
|
||||
//TODO: parametrized based on 1/N ratios?
|
||||
|
Loading…
x
Reference in New Issue
Block a user