FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

wait in vs. wait out confusion

Browse Source 
wait_out is the signal being driven out telling someone else to wait
wait_in is the incoming signal telling "you" to wait".
This commit is contained in:
Andreas Olofsson 2015-05-03 23:26:43 -04:00
parent cfe811e7a7
commit 51b14f41ce
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
elink/hdl/elink.v
View File

@ -269,12 +269,14 @@ module elink(/*AUTOARG*/
.clk_out (rx_lclk_div4),
.\(.*\)_in (etx_cfg_\1[]),
.\(.*\)_out (erx_cfg_\1[]),
.reset (elink_reset),
.reset (elink_reset),
.wait_in (erx_cfg_wait),
.wait_out (etx_cfg_wait),
);
*/
fifo_cdc ecfg_cdc (/*AUTOINST*/
// Outputs
.wait_in (etx_cfg_wait), // Templated
.wait_out (etx_cfg_wait), // Templated
.access_out (erx_cfg_access), // Templated
.packet_out (erx_cfg_packet[PW-1:0]), // Templated
// Inputs
@ -283,7 +285,7 @@ module elink(/*AUTOARG*/
.reset (elink_reset), // Templated
.access_in (etx_cfg_access), // Templated
.packet_in (etx_cfg_packet[PW-1:0]), // Templated
.wait_out (erx_cfg_wait)); // Templated
.wait_in (erx_cfg_wait)); // Templated
endmodule // elink