FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Add register definition for ESYSDEBUG...

Browse Source
This commit is contained in:
aolofsson 2014-12-12 12:20:18 -05:00
parent 88443f7f98
commit 53f1ef0e46
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
ecfg/hdl/ecfg.v
View File

@ -84,7 +84,12 @@
-------------------------------------------------------------
ESYSDEBUG ***Various debug signals from elink
[31:0] (design specific, generic inferface for now)
included:
-all wait signals, (4)
-fifo fulls,
-fifo emptys
-axi access, ready signals for master/slave
-frame signals (in and out)
########################################################################
*/
@ -97,6 +102,7 @@
`define E_REG_SYSVERSION 10'h015
`define E_REG_SYSDATAIN 10'h016
`define E_REG_SYSDATAOUT 10'h017
`define E_REG_SYSDEBUG 10'h018
module ecfg (/*AUTOARG*/
// Outputs