FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity

Adding notes on generate blocksx

Browse Source
This commit is contained in:
Andreas Olofsson 2016-05-05 23:35:13 -04:00
parent 23cdb8d8d4
commit 59d758d9c6
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -123,10 +123,12 @@ TBD
* Use common names: nreset, clk, din, dout, en, rd, wr, addr, etc * Use common names: nreset, clk, din, dout, en, rd, wr, addr, etc
* Make names descriptive, avoid non-common abbreviations * Make names descriptive, avoid non-common abbreviations
* Make names as short as possible, but not shorter * Make names as short as possible, but not shorter
* Use short named generate blocks "g0, g1, etc"
* Inside generate blocks use short "i<name>" for instance
* Use _ in constants over 4 bits (eg: 8'h1100_1100) * Use _ in constants over 4 bits (eg: 8'h1100_1100)
* One module per file * One module per file
* Use ".vh" suffix for header files, * Use ".vh" suffix for header files,
* yse ".v" for verilog source files * Use ".v" for verilog source files
* Use `include files for constants * Use `include files for constants
* Use `ifndef _CONSTANTS_V to include file only once * Use `ifndef _CONSTANTS_V to include file only once
* No timescales in design files (only in testbench) * No timescales in design files (only in testbench)