FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Merge pull request #33 from olajep/emaxi-fix

Browse Source 
axi/hdl/emaxi: Fix signal names
This commit is contained in:
Andreas Olofsson 2016-01-15 17:14:35 -05:00
commit 5b37e2c658
1 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
axi/hdl/emaxi.v
View File

@ -199,12 +199,12 @@ module emaxi(/*autoarg*/
//RXWR //RXWR
packet2emesh p2e_rxwr ( packet2emesh p2e_rxwr (
// Outputs // Outputs
.write_out (), .write_in (),
.datamode_out (rxwr_datamode[1:0]), .datamode_in (rxwr_datamode[1:0]),
.ctrlmode_out (), .ctrlmode_in (),
.dstaddr_out (rxwr_dstaddr[AW-1:0]), .dstaddr_in (rxwr_dstaddr[AW-1:0]),
.data_out (rxwr_data[DW-1:0]), .data_in (rxwr_data[DW-1:0]),
.srcaddr_out (rxwr_srcaddr[AW-1:0]), .srcaddr_in (rxwr_srcaddr[AW-1:0]),
// Inputs // Inputs
.packet_in (rxwr_packet[PW-1:0]) .packet_in (rxwr_packet[PW-1:0])
); );
@ -212,12 +212,12 @@ module emaxi(/*autoarg*/
//RXRD //RXRD
packet2emesh p2e_rxrd ( packet2emesh p2e_rxrd (
// Outputs // Outputs
.write_out (), .write_in (),
.datamode_out (rxrd_datamode[1:0]), .datamode_in (rxrd_datamode[1:0]),
.ctrlmode_out (rxrd_ctrlmode[3:0]), .ctrlmode_in (rxrd_ctrlmode[3:0]),
.dstaddr_out (rxrd_dstaddr[AW-1:0]), .dstaddr_in (rxrd_dstaddr[AW-1:0]),
.data_out (), .data_in (),
.srcaddr_out (rxrd_srcaddr[AW-1:0]), .srcaddr_in (rxrd_srcaddr[AW-1:0]),
// Inputs // Inputs
.packet_in (rxrd_packet[PW-1:0]) .packet_in (rxrd_packet[PW-1:0])
); );
@ -227,12 +227,12 @@ module emaxi(/*autoarg*/
// Outputs // Outputs
.packet_out (txrr_packet[PW-1:0]), .packet_out (txrr_packet[PW-1:0]),
// Inputs // Inputs
.write_in (1'b1), .write_out (1'b1),
.datamode_in (txrr_datamode[1:0]), .datamode_out (txrr_datamode[1:0]),
.ctrlmode_in (txrr_ctrlmode[3:0]), .ctrlmode_out (txrr_ctrlmode[3:0]),
.dstaddr_in (txrr_dstaddr[AW-1:0]), .dstaddr_out (txrr_dstaddr[AW-1:0]),
.data_in (txrr_data[DW-1:0]), .data_out (txrr_data[DW-1:0]),
.srcaddr_in (txrr_srcaddr[AW-1:0]) .srcaddr_out (txrr_srcaddr[AW-1:0])
); );
//######################################################################### //#########################################################################