FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Directory strcuture change

Browse Source 
-hdl-->rtl (more common...)
This commit is contained in:
aolofsson 2022-06-21 14:59:53 -04:00
parent 289024fd89
commit 62e519b52a
4 changed files with 14 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
padring/hdl/oh_padring.v → padring/rtl/oh_padring.v
View File

@ -38,7 +38,6 @@ module oh_padring
( (
//CONTINUOUS GROUND //CONTINUOUS GROUND
inout vss, inout vss,
inout vdd, inout vdd,
//NORTH //NORTH
inout [NO_DOMAINS-1:0] no_vddio, inout [NO_DOMAINS-1:0] no_vddio,
@ -82,7 +81,6 @@ module oh_padring
inout [WE_GPIO*TECH_CFG_WIDTH-1:0] we_tech_cfg inout [WE_GPIO*TECH_CFG_WIDTH-1:0] we_tech_cfg
); );
//Local wires //Local wires
wire [NO_DOMAINS-1:0] no_poc; wire [NO_DOMAINS-1:0] no_poc;
wire [SO_DOMAINS-1:0] so_poc; wire [SO_DOMAINS-1:0] so_poc;

0
padring/hdl/oh_pads_corner.v → padring/rtl/oh_pads_corner.v
View File

4
padring/hdl/oh_pads_domain.v → padring/rtl/oh_pads_domain.v
View File

@ -26,7 +26,6 @@ module oh_pads_domain
inout vdd, // core supply inout vdd, // core supply
inout vss, // common ground inout vss, // common ground
inout poc, // power-on-ctrl inout poc, // power-on-ctrl
inout [TECH_RING_WIDTH-1:0] ring, inout [TECH_RING_WIDTH-1:0] ring,
//core facing signals //core facing signals
@ -179,6 +178,3 @@ endmodule
// Local Variables: // Local Variables:
// verilog-library-directories:("." ) // verilog-library-directories:("." )
// End: // End:

0
padring/hdl/oh_pads_gpio.v → padring/rtl/oh_pads_gpio.v
View File