FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

script fixes

Browse Source
This commit is contained in:
Patrik Lindström 2015-06-30 14:56:27 +02:00
parent d0d6cc0d4a
commit 667c7cb6a8
3 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
elink/hdl/axi_elink.v
View File

@ -308,7 +308,7 @@ module axi_elink(/*AUTOARG*/
//AXI SLAVE
//########################################################
defparam esaxi.IDW=S_AXI;
defparam esaxi.IDW=S_IDW;
esaxi esaxi (.s_axi_aclk (sys_clk),
/*AUTOINST*/
// Outputs

6
projects/axi_elink/axi_elink_oh.tcl
View File

@ -49,6 +49,7 @@ set files [list \
"[file normalize "$oh_path/elink/hdl/etx_protocol.v"]"\
"[file normalize "$oh_path/elink/hdl/ecfg_if.v"]"\
"[file normalize "$oh_path/elink/hdl/etx_remap.v"]"\
"[file normalize "$oh_path/elink/hdl/elink_constants.v]"\
"[file normalize "$oh_path/elink/hdl/erx_protocol.v"]"\
"[file normalize "$oh_path/elink/hdl/etx_arbiter.v"]"\
"[file normalize "$oh_path/elink/hdl/etx_cfg.v"]"\
@ -163,6 +164,11 @@ set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "used_in_implementation" "0" $file_obj
set file "$oh_path/elink/hdl/elink_constants.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property "used_in_implementation" "0" $file_obj
set file "$oh_path/elink/hdl/erx_protocol.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]

8
projects/axi_elink/component.xml
View File

@ -2787,6 +2787,10 @@
<spirit:name>../../elink/hdl/elink_regmap.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>../../elink/hdl/elink_constants.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>../../memory/hdl/fifo_async.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
@ -2953,6 +2957,10 @@
<spirit:name>../../elink/hdl/elink_regmap.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>../../elink/hdl/elink_constants.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>../../memory/hdl/fifo_async.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>