FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Fixing broken empty signal

Browse Source 
- Snuck in during the wip changes
This commit is contained in:
aolofsson 2022-10-04 19:25:59 -04:00
parent b741fcb3a9
commit 69a0dd2d3d
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
stdlib/rtl/oh_fifo_cdc.v
View File

@ -32,7 +32,6 @@ module oh_fifo_cdc
// wire declarations
wire wr_en;
wire rd_en;
wire rd_empty;
wire wr_almost_full;
wire wr_full;
wire wr_prog_full;
@ -79,12 +78,12 @@ module oh_fifo_cdc
.bist_dout (),
.wr_count (),
.rd_count (),
.rd_empty (empty),
/*AUTOINST*/
// Outputs
.wr_full (wr_full),
.wr_almost_full (wr_almost_full),
.wr_prog_full (wr_prog_full),
.rd_empty (rd_empty),
// Inputs
.nreset (nreset),
.wr_en (wr_en),