1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00

MMU mi_write bug fix

MMU should only be written when [15] of address is set
(shares address space with other registers in TX/RX)
This commit is contained in:
Andreas Olofsson 2015-04-27 11:12:18 -04:00
parent 4856e39193
commit 743d3a710d

View File

@ -83,7 +83,7 @@ module emmu (/*AUTOARG*/
/*****************************/
/*MMU WRITE LOGIC */
/*****************************/
assign mi_match = mi_en & (mi_addr[19:16]==GROUP);
assign mi_match = mi_en & (mi_addr[19:16]==GROUP) & (mi_addr[15]);
//write controls
assign mi_wr_vec[5:0] = (mi_match & mi_we & ~mi_addr[2]) ? 6'b001111 :