FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

zcu102: zcu102: Remove cclk1 port

Browse Source 
Fails implementation since it's unconnected but its IO standard is LVDS.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
This commit is contained in:
Ola Jeppsson 2017-02-07 18:45:52 +01:00
parent 258cda93d2
commit 8706590599
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/zcu102/fpga/zcu102/system_bd.tcl
View File

@ -226,8 +226,6 @@ proc create_root_design { parentCell } {
# Create ports
set cclk0_n [ create_bd_port -dir O cclk0_n ]
set cclk0_p [ create_bd_port -dir O cclk0_p ]
set cclk1_n [ create_bd_port -dir O cclk1_n ]
set cclk1_p [ create_bd_port -dir O cclk1_p ]
set chip_nreset [ create_bd_port -dir O chip_nreset ]
set clkpd_1p8v [ create_bd_port -dir O clkpd_1p8v ]
set gpio_n [ create_bd_port -dir IO -from 11 -to 0 gpio_n ]