FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding decoding in MIO dut for register acess

Browse Source 
-no remote addresses should have bits 31:20 set to zero, so this seems like a safe hack for differentiating between data and control instructions
This commit is contained in:
Andreas Olofsson 2016-03-21 13:47:27 -04:00
parent 18084bf63f
commit 8709e0ff08
1 changed files with 52 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
mio/dv/dut_mio.v
View File

@ -13,8 +13,9 @@ module dut(/*AUTOARG*/
parameter N = 1;
parameter AW = 32; // address width
parameter NMIO = 8; // IO data width
parameter DEF_CFG = 18'h1070; // for 104 bits
parameter DEF_CLK = 7;
localparam PW = 2*AW + 40; // standard packet
localparam CW = $clog2(2*PW/NMIO);// transfer count width
//clock, reset
input clk1;
@ -35,13 +36,15 @@ module dut(/*AUTOARG*/
output [N*PW-1:0] packet_out;
input [N-1:0] wait_in;
//########################################
//# BODY
//########################################
//wires
wire reg_access_in;
wire [PW-1:0] reg_packet_in;
wire [7:0] datasize;
wire [3:0] divcfg;
wire [7:0] clkdiv;
wire reg_wait_in;
wire mio_access_in;
/*AUTOINPUT*/
// End of automatics
@ -58,11 +61,16 @@ module dut(/*AUTOARG*/
assign dut_active = 1'b1;
assign datasize[CW-1:0] = PW/(2*NMIO);
assign divcfg = 4'b1;
assign clkout = clk1;
assign reg_access_in = 'b0;
assign reg_packet_in = 'b0;
//########################################
//# DECODE (SPLITTING CTRL+DATA)
//########################################
//hack: send to regfile if addr[31:20] is zero
assign mio_access_in = access_in & |packet_in[39:28];
assign reg_access_in = access_in & ~(|packet_in[39:28]);
assign reg_packet_in = packet_in;
assign reg_wait_in = wait_in;
//########################################
@ -77,13 +85,15 @@ module dut(/*AUTOARG*/
.rx_packet (tx_packet[NMIO-1:0]),
.tx_packet (tx_packet[NMIO-1:0]),
.tx_wait (rx_wait),
.reg_access_in (reg_access_in),
.reg_packet_in (reg_packet_in[PW-1:0]),
.reg_wait_in (wait_in),
.access_in (mio_access_in),
);
*/
mio mio (/*AUTOINST*/
mio #(.AW(AW),
.DEF_CFG(DEF_CFG),
.DEF_CLK(DEF_CLK))
mio (/*AUTOINST*/
// Outputs
.tx_clk (tx_clk),
.tx_access (tx_access),
@ -102,15 +112,12 @@ module dut(/*AUTOARG*/
.rx_clk (tx_clk), // Templated
.rx_access (tx_access), // Templated
.rx_packet (tx_packet[NMIO-1:0]), // Templated
.access_in (access_in),
.access_in (mio_access_in), // Templated
.packet_in (packet_in[PW-1:0]),
.wait_in (wait_in),
.reg_access_in (reg_access_in), // Templated
.reg_packet_in (reg_packet_in[PW-1:0]), // Templated
.reg_wait_in (wait_in)); // Templated
.reg_access_in (reg_access_in),
.reg_packet_in (reg_packet_in[PW-1:0]),
.reg_wait_in (reg_wait_in));
endmodule // dv_elink