FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Added Makefiles to make build easier

Browse Source 
Signed-off-by: Peter Saunderson <peteasa@gmail.com>
This commit is contained in:
Peter Saunderson 2015-11-29 14:44:21 +00:00
parent ad568ad0a0
commit 889b24d72e
3 changed files with 61 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
parallella/fpga/Makefile Normal file
View File

@ -0,0 +1,10 @@
.PHONY: all clean
all:
make -C parallella_base/ all
make -C headless/ all
clean:
make -C headless/ clean
make -C parallella_base/ clean

30
parallella/fpga/headless/Makefile Normal file
View File

@ -0,0 +1,30 @@
M_DEPS := run.tcl
M_DEPS += ../parallella_base/parallella_base.xpr
M_DEPS += ../parallella_base/run.tcl
M_VIVADO := vivado -mode batch -source
M_FLIST := *.cache
M_FLIST += *.data
M_FLIST += *.xpr
M_FLIST += *.log
M_FLIST += *.jou
M_FLIST += xgui
M_FLIST += *.runs
M_FLIST += *.srcs
M_FLIST += *.sdk
M_FLIST += .Xil
M_FLIST += parallella.bit.bin
M_FLIST += system_wrapper.bit.bin
.PHONY: all clean
all: $(M_DEPS)
rm -f system_wrapper.bit.bin bit2bin.bin
$(M_VIVADO) run.tcl
bootgen -image bit2bin.bif -split bin
cp -f system_wrapper.bit.bin parallella.bit.bin
clean:
rm -rf $(M_FLIST)

21
parallella/fpga/parallella_base/Makefile Normal file
View File

@ -0,0 +1,21 @@
M_DEPS := run.tcl
M_VIVADO := vivado -mode batch -source
M_FLIST := *.cache
M_FLIST += *.data
M_FLIST += *.xpr
M_FLIST += *.log
M_FLIST += *.jou
M_FLIST += xgui
M_FLIST += *.runs
M_FLIST += *.srcs
M_FLIST += *.sdk
M_FLIST += .Xil
all: $(M_DEPS)
$(M_VIVADO) run.tcl
clean:
rm -rf $(M_FLIST)