FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Changing timeout

Browse Source 
- Test being cut off too early.
- Really need to implement end of test indication already!!!
This commit is contained in:
Andreas Olofsson 2016-01-13 15:32:15 -05:00
parent c6bf2e2bb9
commit 8d6c07be9b
2 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
common/dv/dv_ctrl.v
View File

@ -8,7 +8,7 @@ module dv_ctrl(/*AUTOARG*/
parameter CLK_PERIOD = 10;
parameter CLK_PHASE = CLK_PERIOD/2;
parameter TIMEOUT = 1000;
parameter TIMEOUT = 5000;
output nreset; // async active low reset
output clk; // main clock

3
common/dv/dv_top.v
View File

@ -42,7 +42,7 @@ module dv_top();
// -dumps stimulus
//############################################################
dv_ctrl dv_ctrl (.test_done (1'b1), //optimize later
dv_ctrl dv_ctrl (.test_done (1'b1), //optimize later
/*AUTOINST*/
// Outputs
.nreset (nreset),
@ -57,7 +57,6 @@ module dv_top();
// -create your own module named dut to include at compile time
//#############################################################
/*dut AUTO_TEMPLATE(
.\(.*\)_out (dut_\1[]),
.\(.*\)_in (stim_\1[]),