FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Initial register test (still debugging)

Browse Source
This commit is contained in:
Andreas Olofsson 2015-11-02 19:27:41 -05:00
parent a3b0d9b75c
commit 96abfe3105
2 changed files with 24 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
elink/dv/run.sh
View File

@ -1,5 +1,5 @@
#!/bin/bash #!/bin/bash
if [ ! -e "test_0.memh" ] if [ -e "test_0.memh" ]
then then
rm test_0.memh rm test_0.memh
fi fi

62
elink/dv/tests/test_regs.memh
View File

@ -1,39 +1,23 @@
00000000_00000000_00000000_00 //***START OF TX REGS*** 00000000_00000001_810f0200_0a_0000 //(E_RESET): assert reset
00000000_00000001_810f0200_0b //E_RESET 00000000_00000000_810f0200_0a_0010 //(E_RESET): deassert reset (and wait...)
00000000_00000000_00000000_00 //wait 00000000_00000001_810f0208_0a_0000 //(E_CHIPID): write chipid
00000000_00000000_00000000_00 //wait 00000000_DEADBEEF_810f0208_08_0000 //(E_CHIPID): read chipid
00000000_00000000_00000000_00 //wait 00000000_0000AABB_810f020c_0a_0000 //(E_VERSION): write version
00000000_00000000_00000000_00 //wait 00000000_DEADBEEF_810f020c_08_0000 //(E_VERSION): read version
00000000_00000000_00000000_00 //wait 00000000_00000000_810f0210_0a_0000 //(ETX_CFG): write TX config
00000000_00000000_810f0200_0b //E_RESET 00000000_DEADBEEF_810f0210_08_0000 //(ETX_CFG): read config
00000000_00000333_810f0204_0b //E_CLK 00000000_DEADBEEF_810f0214_08_0000 //(ETX_STATUS): read status
00000000_AAAAAAAA_810f0208_0b //E_CHIPID 00000000_87654321_810f0218_0a_0000 //(ETX_GPIO): write tx gpio
810D0000_00000000_810f0208_09 //E_CHIPID 00000000_87654321_810f0218_0a_0000 //(ETX_GPIO): read from tx gpio
00000000_BBBBBBBB_810f020c_0b //E_VERSION 00000000_87654321_810E0000_0a_0000 //(ETX_MMU): write tx mmu
810D0001_00000000_810f020c_09 //E_VERSION 00000000_00000000_810f0300_0a_0000 //(ERX_CFG): write to RX config
00000000_00000001_810f0210_0b //ETX_CFG 00000000_00000000_810f0300_08_0000 //(ERX_CFG): read from RX config
810D0002_00000000_810f0210_09 //ETX_CFG 00000000_00000000_810f0304_0a_0000 //(ERX_STATUS): write to RX status
810D0003_00000000_810f0214_09 //ETX_STATUS 00000000_00000000_810f0304_08_0000 //(ERX_STATUS): read from RX status
00000000_CCCCCCCC_810f0218_0b //ETX_GPIO 00000000_00000000_810f0308_0a_0000 //(ERX_GPIO): write to RX GPIO
00000000_DDDDDDDD_810f0500_0b //ETX_DMACFG 00000000_00000000_810f0308_08_0000 //(ERX_GPIO): read from RX GPIO
810D0004_FFFFFFFF_810f0500_09 //ETX_DMACFG 00000000_00000000_810e8000_0a_0000 //(ERX_MMU): write to RX mmu
00000000_FFFFFFFF_810e0000_0b //ETX_MMU 00000000_00000000_810e8000_0a_0000 //(ERX_MMU): write to RX mmu
00000000_00000000_00000000_00 //WAIT 00000000_00000000_820f0308_0a_0000 //(ERX_MAILBOXLO): write elink1 mailbox-hi
00000000_00000000_00000000_00 //WAIT 00000000_00000000_820f0310_0a_0000 //(ERX_MAILBOXHI): write elink1 mailbox-low
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //WAIT
00000000_00000000_00000000_00 //***END OF TX REGS***
00000000_00000001_810f0300_0b //ERX_CFG
810D0005_00000000_810f0300_09 //ERX_CFG
810D0006_00000000_810f0304_09 //ERX_STATUS
810D0007_00000000_810f0308_09 //ERX_GPIO
00000000_CCCCCCCC_810f0310_0b //ERX_OFFSET
810D0008_00000000_810f0310_09 //ERX_OFFSET
810D0009_DDDDDDDD_810f0314_09 //E_MAILBOXLO
810D000A_EEEEEEEE_810f0318_09 //E_MAILBOXHI