FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding indication that test started for regression clarity

Browse Source
This commit is contained in:
Andreas.Olofsson 2020-07-19 10:12:07 -04:00
parent 84e8449cb5
commit 9ac530e526
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
common/dv/oh_simctrl.v
View File

@ -105,8 +105,12 @@ module oh_simctrl #( parameter CFG_CLK1_PERIOD = 10,
always @ (posedge clk1 or negedge nreset)
if(!nreset)
start <= 1'b0;
else if(dut_active)
start <= 1'b1;
else if(dut_active & ~start)
begin
$display("-------------------");
$display("TEST %0s STARTED", testname);
start <= 1'b1;
end
//STOP SIMULATION ON END
always @ (posedge clk1)