FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Fixing non-blocking bug in dv

Browse Source
This commit is contained in:
Andreas Olofsson 2016-08-25 11:45:20 -04:00
parent bfb03e31b3
commit 9e7e771898
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/common/dv/dv_ctrl.v
View File

@ -90,9 +90,9 @@ module dv_ctrl(/*AUTOARG*/
//START TEST //START TEST
always @ (posedge clk1 or negedge nreset) always @ (posedge clk1 or negedge nreset)
if(!nreset) if(!nreset)
start = 1'b0; start <= 1'b0;
else if(dut_active) else if(dut_active)
start = 1'b1; start <= 1'b1;
//STOP SIMULATION //STOP SIMULATION
always @ (posedge clk1) always @ (posedge clk1)