FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

clean up

Browse Source
This commit is contained in:
Patrik Lindström 2015-07-02 15:01:33 +02:00
parent b9558a70c8
commit a20c9f25ec
2 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
elink/hdl/eclocks.v
View File

@ -13,7 +13,6 @@
############################################################################ ############################################################################
*/ */
//`define TARGET_XILINX //TODO this need to be global
`include "elink_constants.v" `include "elink_constants.v"
module eclocks (/*AUTOARG*/ module eclocks (/*AUTOARG*/

1
elink/hdl/etx_io.v
View File

@ -248,7 +248,6 @@ always @ (posedge tx_lclk)
//# Wait Input Buffers //# Wait Input Buffers
//################################ //################################
//TODO: see below..
`ifdef EPHYCARD `ifdef EPHYCARD
assign tx_wr_wait = txi_wr_wait_p; assign tx_wr_wait = txi_wr_wait_p;
`else `else