FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Increasing timeout value on simctrl to reasonable default

Browse Source
This commit is contained in:
aolofsson 2022-06-17 14:39:23 -04:00
parent f6610a0f80
commit a31e16fb25
1 changed files with 26 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/stdlib/dv/oh_simctrl.v
View File

@ -1,7 +1,7 @@
/* verilator lint_off STMTDLY */
module oh_simctrl #( parameter CFG_CLK1_PERIOD = 10,
parameter CFG_CLK2_PERIOD = 20,
parameter CFG_TIMEOUT = 500
parameter CFG_TIMEOUT = 5000
)
(
//control signals to drive
@ -141,8 +141,3 @@ module oh_simctrl #( parameter CFG_CLK1_PERIOD = 10,
end
endmodule // oh_simctrl