Moving xilibs/hdl to xilibs/dv

Browse Source

- HDL should always be synthesizable...

...

This commit is contained in:

Andreas Olofsson 2016-06-19 17:18:44 -04:00

parent 40da0fe14a

commit aa1e511a30

44 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0

src/xilibs/hdl/BUF.v → src/xilibs/dv/BUF.v

0

src/xilibs/hdl/BUFG.v → src/xilibs/dv/BUFG.v

0

src/xilibs/hdl/BUFIO.v → src/xilibs/dv/BUFIO.v

0

src/xilibs/hdl/BUFR.v → src/xilibs/dv/BUFR.v

0

src/xilibs/hdl/CLKDIV.v → src/xilibs/dv/CLKDIV.v

0

src/xilibs/hdl/IBUF.v → src/xilibs/dv/IBUF.v

0

src/xilibs/hdl/IBUFDS.v → src/xilibs/dv/IBUFDS.v

0

src/xilibs/hdl/IBUFDS_DIFF_OUT.v → src/xilibs/dv/IBUFDS_DIFF_OUT.v

0

src/xilibs/hdl/IBUFDS_GTE2.v → src/xilibs/dv/IBUFDS_GTE2.v

0

src/xilibs/hdl/IBUFDS_IBUFDISABLE.v → src/xilibs/dv/IBUFDS_IBUFDISABLE.v

0

src/xilibs/hdl/IBUFDS_IBUFDISABLE_INT.v → src/xilibs/dv/IBUFDS_IBUFDISABLE_INT.v

0

src/xilibs/hdl/IBUFDS_INTERMDISABLE.v → src/xilibs/dv/IBUFDS_INTERMDISABLE.v

0

src/xilibs/hdl/IBUFDS_INTERMDISABLE_INT.v → src/xilibs/dv/IBUFDS_INTERMDISABLE_INT.v

0

src/xilibs/hdl/IBUFE3.v → src/xilibs/dv/IBUFE3.v

0

src/xilibs/hdl/IBUFGDS.v → src/xilibs/dv/IBUFGDS.v

0

src/xilibs/hdl/IBUF_IBUFDISABLE.v → src/xilibs/dv/IBUF_IBUFDISABLE.v

0

src/xilibs/hdl/IBUF_INTERMDISABLE.v → src/xilibs/dv/IBUF_INTERMDISABLE.v

0

src/xilibs/hdl/IDDR.v → src/xilibs/dv/IDDR.v

0

src/xilibs/hdl/IDELAYCTRL.v → src/xilibs/dv/IDELAYCTRL.v

0

src/xilibs/hdl/IDELAYE2.v → src/xilibs/dv/IDELAYE2.v

0

src/xilibs/hdl/IDELAYE2_FINEDELAY.v → src/xilibs/dv/IDELAYE2_FINEDELAY.v

0

src/xilibs/hdl/IDELAYE3.v → src/xilibs/dv/IDELAYE3.v

0

src/xilibs/hdl/IOBUF.v → src/xilibs/dv/IOBUF.v

0

src/xilibs/hdl/IOBUFDS.v → src/xilibs/dv/IOBUFDS.v

0

src/xilibs/hdl/IOBUFDSE3.v → src/xilibs/dv/IOBUFDSE3.v

0

src/xilibs/hdl/IOBUFDS_DCIEN.v → src/xilibs/dv/IOBUFDS_DCIEN.v

0

src/xilibs/hdl/IOBUFDS_DIFF_OUT_INTERMDISABLE.v → src/xilibs/dv/IOBUFDS_DIFF_OUT_INTERMDISABLE.v

0

src/xilibs/hdl/IOBUF_INTERMDISABLE.v → src/xilibs/dv/IOBUF_INTERMDISABLE.v

0

src/xilibs/hdl/ISERDESE2.v → src/xilibs/dv/ISERDESE2.v

0

src/xilibs/hdl/MMCME2_ADV.v → src/xilibs/dv/MMCME2_ADV.v

0

src/xilibs/hdl/OBUF.v → src/xilibs/dv/OBUF.v

0

src/xilibs/hdl/OBUFDS.v → src/xilibs/dv/OBUFDS.v

0

src/xilibs/hdl/OBUFDS_GTE3_ADV.v → src/xilibs/dv/OBUFDS_GTE3_ADV.v

0

src/xilibs/hdl/OBUFT.v → src/xilibs/dv/OBUFT.v

0

src/xilibs/hdl/OBUFTDS.v → src/xilibs/dv/OBUFTDS.v

0

src/xilibs/hdl/OBUFTDS_DCIEN.v → src/xilibs/dv/OBUFTDS_DCIEN.v

0

src/xilibs/hdl/ODDR.v → src/xilibs/dv/ODDR.v

0

src/xilibs/hdl/ODELAYE2.v → src/xilibs/dv/ODELAYE2.v

0

src/xilibs/hdl/OSERDESE2.v → src/xilibs/dv/OSERDESE2.v

0

src/xilibs/hdl/PLLE2_ADV.v → src/xilibs/dv/PLLE2_ADV.v

0

src/xilibs/hdl/PLLE2_BASE.v → src/xilibs/dv/PLLE2_BASE.v

0

src/xilibs/hdl/RAM32X1D.v → src/xilibs/dv/RAM32X1D.v

0

src/xilibs/hdl/fifo_async_104x32.v → src/xilibs/dv/fifo_async_104x32.v

0

src/xilibs/hdl/fifo_generator_vlog_beh.v → src/xilibs/dv/fifo_generator_vlog_beh.v