mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
Adding sc place holder
This commit is contained in:
parent
2ae7a67710
commit
b741fcb3a9
35
stdlib/stdlib.py
Normal file
35
stdlib/stdlib.py
Normal file
@ -0,0 +1,35 @@
|
|||||||
|
import sys
|
||||||
|
import os
|
||||||
|
import siliconcompiler
|
||||||
|
|
||||||
|
def main():
|
||||||
|
|
||||||
|
progname = "oh"
|
||||||
|
description = """
|
||||||
|
--------------------------------------------------------------
|
||||||
|
App for building the ebrick.
|
||||||
|
"""
|
||||||
|
|
||||||
|
UNSET_DESIGN = ' unset '
|
||||||
|
chip = siliconcompiler.Chip(UNSET_DESIGN)
|
||||||
|
|
||||||
|
chip.create_cmdline(progname,
|
||||||
|
switchlist=['-target', '-design'],
|
||||||
|
description=description)
|
||||||
|
|
||||||
|
# Set default flow
|
||||||
|
if not chip.get('option', 'target'):
|
||||||
|
chip.load_target("freepdk45_demo")
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
chip.set('input', 'verilog', f"rtl/{chip.get('design')}.v")
|
||||||
|
chip.add('option', 'ydir', 'rtl')
|
||||||
|
chip.set('option', 'quiet', True)
|
||||||
|
chip.set('option', 'steplist', ['import','syn'])
|
||||||
|
# Run through the flow
|
||||||
|
chip.run()
|
||||||
|
|
||||||
|
#########################
|
||||||
|
if __name__ == "__main__":
|
||||||
|
sys.exit(main())
|
Loading…
x
Reference in New Issue
Block a user