FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Vectorizing oh_clockgate

Browse Source
This commit is contained in:
Andreas Olofsson 2015-12-03 18:03:02 -05:00
parent 69d2c2c5fb
commit b9107474a9
1 changed files with 12 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
common/hdl/oh_clockgate.v
View File

@ -5,28 +5,32 @@ module oh_clockgate(/*AUTOARG*/
nrst, clk, en, se nrst, clk, en, se
); );
parameter DW=1;
input nrst;//active low reset input nrst;//active low reset
input clk; //clock input input clk; //clock input
input en; //enable
input se; //scan enable input se; //scan enable
output eclk;//enabled clock input [DW-1:0] en; //enable (from positive edge FF)
output [DW-1:0] eclk;//enabled clock
`ifdef CFG_ASIC `ifdef CFG_ASIC
`else `else
wire en_sh; wire [DW-1:0] en_sh;
wire en_sl; wire [DW-1:0] en_sl;
//Turn on clock if in scan mode or if enabled //Turn on clock if in scan mode or if enabled
assign en_sl = en | se | ~nrst; assign en_sl[DW-1:0] = en[DW-1:0] |
{(DW){se}} |
{(DW){~nrst}};
//making signal stable //making signal stable
oh_lat0 #(.DW(1)) lat0 (.out_sh (en_sh), oh_lat0 #(.DW(1)) lat0 (.out_sh (en_sh[DW-1:0]),
.in_sl (en_sl), .in_sl (en_sl[DW-1:0]),
.clk (clk) .clk (clk)
); );
assign eclk = clk & en_sh; assign eclk[DW-1:0] = {(DW){clk}} & en_sh[DW-1:0];
`endif `endif