FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding constraints

Browse Source 
Not sure if it's needed...still have to generate elink "ip" block
This commit is contained in:
Andreas Olofsson 2015-04-08 23:39:03 -04:00
parent b0a94d7f43
commit be50a87f83
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
elink/constraints/elink_clocks.xdc Normal file
View File

@ -0,0 +1,14 @@
#AXI Master Clock
create_clock -period 10 -name m_axi_aclk -waveform {0.000 5} [get_ports m_axi_aclk]
#AXI Slave Clock
create_clock -period 10 -name s_axi_aclk -waveform {0.000 5} [get_ports s_axi_aclk]
#AXI Slave Config Clock
create_clock -period 10 -name s_axicfg_aclk -waveform {0.000 5} [get_ports s_axicfg_aclk]
#RX Clock
create_clock -period 2 -name rx_lclk_p -waveform {0.000 1} [get_ports rx_lclk_p]
#CLKIN
create_clock -period 10 -name clkin -waveform {0.000 1} [get_ports clkin]