FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

zcu102: Set board part to zcu102 in zcu102_base ip and zcu102 project

Browse Source 
Seems the right FPGA model is:
xczu9eg-ffvb1156-2-i-es2

No way to tell for sure (JTAG doesn't give exact model) without removing
heatsink from board :(
Should be same package pins though.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
This commit is contained in:
Ola Jeppsson 2017-02-04 17:59:50 +01:00
parent 214278ea0b
commit bf24d4e491
2 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/zcu102/fpga/zcu102/system_params.tcl
View File

@ -6,7 +6,9 @@ set projdir ./
#Device name
#set partname "xczu9eg-ffvb1156-2L-e-es1"
set partname "xczu9eg-ffvb1156-2L-e-es2"
#set partname "xczu9eg-ffvb1156-2L-e-es2"
set partname "xczu9eg-ffvb1156-2-i-es2"
set board_part "xilinx.com:zcu102:part0:2.0"
#Paths to all IP blocks to use in Vivado "system.bd"

3
src/zcu102/fpga/zcu102_base/system_params.tcl
View File

@ -7,7 +7,8 @@ set design zcu102_base
set projdir ./
set root "../../.."
#set partname "xczu9eg-ffvb1156-2L-e-es1"
set partname "xczu9eg-ffvb1156-2L-e-es2"
#set partname "xczu9eg-ffvb1156-2L-e-es2"
set partname "xczu9eg-ffvb1156-2-i-es2"
set hdl_files [list \