FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding clock buffer

Browse Source
This commit is contained in:
Andreas Olofsson 2015-05-07 23:44:39 -04:00
parent 773bab5c6a
commit c51f8f3dc9
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
elink/hdl/eclocks.v
View File

@ -140,6 +140,11 @@ module eclocks (/*AUTOARG*/
.CLKFBIN(lclk_clkfb)
);
OBUFDS cclk_obuf (.O (cclk_p),
.OB (cclk_n),
.I (cclk)
);
`endif // `ifdef TARGET_XILINX
@ -183,10 +188,7 @@ module eclocks (/*AUTOARG*/
//cclk (hack for sim)
assign cclk_p = hard_reset ? clkin :
cclk_bp ? pll_bypass[0] :
cclk;
assign cclk_n = ~cclk_p;
//lclk (hack for sim)
assign tx_lclk = hard_reset ? clkin :