FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Read response now a readable memory mapped register

Browse Source 
Much better...hidden addresses SUCK!
This commit is contained in:
Andreas Olofsson 2015-04-28 16:58:45 -04:00
parent 2460aa9247
commit d00d58d116
1 changed files with 7 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
elink/hdl/erx_disty.v
View File

@ -9,12 +9,13 @@ module erx_disty (/*AUTOARG*/
timeout
);
parameter [11:0] C_READ_TAG_ADDR = 12'h810;
parameter AW = 32;
parameter DW = 32;
parameter PW = 104;
parameter ID = 12'h800; //link id
parameter RFAW = 4;
//From IO
input erx_access;
input [PW-1:0] erx_packet;
@ -102,10 +103,12 @@ module erx_disty (/*AUTOARG*/
(erx_access &
erx_write &
(erx_dstaddr[31:20] == ID) &
(erx_dstaddr[19:16]==`EGROUP_READTAG));
(erx_dstaddr[19:16]==`EGROUP_RX) &
(erx_dstaddr[RFAW+1:2]==`ELRXRR)
);
assign rxrr_fifo_packet[PW-1:0] = timeout ? {32'h0,32'hDEADBEEF,
ID,`EGROUP_READTAG,16'h0000,
ID,`EGROUP_RX,16'h0000,
8'h03} :
erx_packet[PW-1:0];