FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding 7 segment decode

Browse Source
This commit is contained in:
Andreas Olofsson 2016-03-25 22:55:07 -04:00
parent 01423157bf
commit d17aa9cad1
1 changed files with 36 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
src/common/hdl/oh_7seg_decode.v Normal file
View File

@ -0,0 +1,36 @@
module oh_7seg_decode (/*AUTOARG*/
// Outputs
a, b, c, d, e, f, g,
// Inputs
bcd
);
input [3:0] bcd; //0-9
output a; //a segment (1=0ff)
output b; //b segment
output c; //c segment
output d; //d segment
output e; //e segment
output f; //f segment
output g; //g segment
always @ (*)
case(in[3:0])
4'h0 : {a,b,c,d,e,f,g} = 7'b0000001;
4'h1 : {a,b,c,d,e,f,g} = 7'b1001111;
4'h2 : {a,b,c,d,e,f,g} = 7'b0010010;
4'h3 : {a,b,c,d,e,f,g} = 7'b0000110;
4'h4 : {a,b,c,d,e,f,g} = 7'b1001100;
4'h5 : {a,b,c,d,e,f,g} = 7'b0100100;
4'h6 : {a,b,c,d,e,f,g} = 7'b0100000;
4'h7 : {a,b,c,d,e,f,g} = 7'b0001111;
4'h8 : {a,b,c,d,e,f,g} = 7'b0000000;
4'h9 : {a,b,c,d,e,f,g} = 7'b0001100;
default : {a,b,c,d,e,f,g} = 7'b1111111;
endcase // case (in[3:0])
endmodule