FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Reformatting to use "N" as the main parameters

Browse Source 
-simpler..
This commit is contained in:
Andreas Olofsson 2016-03-20 22:37:30 -04:00
parent 308b46366a
commit d800325f50
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
mio/hdl/mrx_io.v
View File

@ -13,21 +13,21 @@ module mrx_io (/*AUTOARG*/
//#####################################################################
//parameters
parameter MIOW = 16;
parameter N = 16;
//RESET
input nreset; // async active low reset
input clk; // clock for IO
input nreset; // async active low reset
input clk; // clock for IO
//IO interface
input [MIOW-1:0] rx_packet; // data for IO
input rx_access; // access signal for IO
input [N-1:0] rx_packet; // data for IO
input rx_access; // access signal for IO
//FIFO interface (core side)
output io_access; // fifo packet valid
output [2*MIOW-1:0] io_packet; // fifo packet
output io_access; // fifo packet valid
output [2*N-1:0] io_packet; // fifo packet
//regs
reg io_access;
reg io_access;
//########################################
//# CLOCK, RESET
@ -53,12 +53,12 @@ module mrx_io (/*AUTOARG*/
//# DATA (DDR)
//########################################
oh_iddr #(.DW(MIOW))
data_iddr(.q1 (io_packet[MIOW-1:0]),
.q2 (io_packet[2*MIOW-1:MIOW]),
oh_iddr #(.DW(N))
data_iddr(.q1 (io_packet[N-1:0]),
.q2 (io_packet[2*N-1:N]),
.clk (clk),
.ce (rx_access),
.din (rx_packet[MIOW-1:0])
.din (rx_packet[N-1:0])
);
endmodule // mrx_io