FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Adding address table to GPIO

Browse Source
This commit is contained in:
Andreas Olofsson 2016-03-10 11:13:24 -05:00
parent 41e789b677
commit e08f5a8fc7
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
gpio/README.md
View File

@ -10,16 +10,16 @@ GPIO: General Purpose Software Programmable IO
## Registers
| Register Name | Access | Default | Description |
|---------------|--------|---------|-----------------------------|
| GPIO_OEN | RD/WR | L | Output enable (1=enable) |
| GPIO_OUT | RD/WR | n/a | OUT = VALUE |
| GPIO_IEN | RD/WR | H | Input pin enable |
| GPIO_IN | RD | n/a | Input pin value |
| GPIO_OUTAND | WR | n/a | OUT = OUT & VALUE |
| GPIO_OUTORR | WR | n/a | OUT = OUT 'or' VALUE |
| GPIO_OUTXOR | WR | n/a | OUT = OUT ^ VALUE |
| GPIO_IMASK | RD/WR | L | Masks interupt on input pin |
| Register Name |Addr[7:3]| Access | Default | Description |
|---------------|---------|--------|---------|-----------------------------|
| GPIO_OEN | 0x0 | RD/WR | L | Output enable (1=enable) |
| GPIO_OUT | 0x1 | RD/WR | n/a | OUT = VALUE |
| GPIO_IEN | 0x2 | RD/WR | H | Input pin enable |
| GPIO_IN | 0x3 | RD | n/a | Input pin value |
| GPIO_OUTAND | 0x4 | WR | n/a | OUT = OUT & VALUE |
| GPIO_OUTORR | 0x5 | WR | n/a | OUT = OUT 'or' VALUE |
| GPIO_OUTXOR | 0x6 | WR | n/a | OUT = OUT ^ VALUE |
| GPIO_IMASK | 0x7 | WR | n/a | OUT = OUT ^ VALUE |
## Interface