FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity

Turns out we don't have the proper axi slave model to properly test the change in the axi master...

Browse Source
This commit is contained in:
Andreas Olofsson 2015-11-18 23:59:55 -05:00
parent 57702798e5
commit f873efd163
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
elink/hdl/esaxi.v
View File

@ -420,9 +420,6 @@ module esaxi (/*autoarg*/
// -- because elink reads are not generally
// -- returned in order, we will only allow
// -- one at a time.
//TODO: Fix this nonsense, need to improve performance
//Allow up to N outstanding transactions, use ID to match them up
//Need to look at txrd_wait signal
assign txrd_write = 1'b0;
always @( posedge s_axi_aclk )