FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity

Taking away prog_full from wr_en

Browse Source 
- The point of prog_full is to give us some slack..
This commit is contained in:
Andreas Olofsson 2015-11-11 22:32:21 -05:00
parent 4a7b0d8f1c
commit fa5011937c
1 changed files with 7 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
memory/hdl/fifo_cdc.v
View File

@ -40,12 +40,15 @@ module fifo_cdc (/*AUTOARG*/
wire rd_en;
wire empty;
wire full;
wire prog_full;
wire valid;
reg access_out;
assign wr_en = access_in & ~full;
//We use the prog_full clean out any buffers in pipe that are too hard
//to stop. "slack"
assign wr_en = access_in;//
assign rd_en = ~empty & ~wait_in;
assign wait_out = full;
assign wait_out = prog_full;
//Keep access high until "acknowledge"
always @ (posedge clk_out or negedge nreset)
@ -58,8 +61,8 @@ module fifo_cdc (/*AUTOARG*/
defparam fifo.DW = DW;
defparam fifo.DEPTH = DEPTH;
fifo_async fifo (.prog_full (full),//stay safe for now
.full (),
fifo_async fifo (.prog_full (prog_full),//stay safe for now
.full (full),
.rst (~nreset),
// Outputs
.dout (packet_out[DW-1:0]),