FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
1,311 Commits 7 Branches 1 Tag
Commit Graph

7 Commits

Author SHA1 Message Date
Peter Saunderson
553ee31400 Synthesis: parameter = `CFG_ASIC not accepted in module declaration 
Vivado does not pre-process defines in the module declaration.
The result is that each module with this type of declaration is AutoDisabled by Vivado

Moving the top level define to a localparam fixes this problem

Signed-off-by: Peter Saunderson <peteasa@gmail.com>
 2016-08-17 15:06:01 +01:00
Andreas Olofsson
186b337a45 Cleanup of common files using cells that use asic cells 
- ASIC/PROJ changes
 2016-06-24 21:26:14 -04:00
Andreas Olofsson
8e23abbc98 Standby bug fix (floating clk) 2016-04-19 22:54:00 -04:00
Andreas Olofsson
05f73e200d Improving standby circuit 
- removing reset (bad logic)
- refactor for simplicity/clarity
- interface changes
 2016-04-19 16:23:50 -04:00
Andreas Olofsson
96e13629aa Fixing standby block 
- Was missed because block was never instantiated...
- Iverilog not very particular..not a great linter
 2016-04-17 09:47:55 -04:00
Andreas Olofsson
2688bc5aa4 Refactoring common library 
- Updating interfaces to 2005 style
- Adding license pointers to all files
 2016-04-11 12:01:59 -04:00
Andreas Olofsson
7094173ae9 Reorg! Why? 
- The top level directory was not scaling, too imposing
- Friendlier to download a repo and see a finite number of top level dirs
- We are just getting started...
 2016-03-22 08:13:40 -04:00