FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity
1,067 Commits 7 Branches 1 Tag
Commit Graph

9 Commits

Author SHA1 Message Date
Andreas Olofsson
2a993815c3 Fixed readback bug 
- Only readback on reads
 2016-03-21 20:47:48 -04:00
Andreas Olofsson
871da0488e Completed readback circuit on master 2016-03-10 22:03:38 -05:00
Andreas Olofsson
286914e53c SPI debug cleanup 2016-03-10 17:01:29 -05:00
Andreas Olofsson
63b56d9ec9 Adding command reg to spi master 
- Makes the emode more efficient, only setup command once
 2016-03-10 14:20:25 -05:00
Andreas Olofsson
41e789b677 Refactoring to maximize code reuse 
-using common clock divider, ser2par block
-starting the readbkack circuit + auto transfer
 2016-03-10 11:07:51 -05:00
Andreas Olofsson
8c350eed91 Debugged most of SPI 
-Changed to FIFO on TX path (cleaner)
-No good solution on RX with CDC since clock can stop, so you can't use an async fifo.
-Slave needs cleanup, rethink...
-Using commong par2ser and ser2par blocks
 2016-03-09 22:46:24 -05:00
Andreas Olofsson
53671d8fc8 Cleanup old files 2016-03-09 06:57:30 -05:00
Andreas Olofsson
4c53eab4ab Adding combined master/slave spi top level 2016-03-08 21:59:08 -05:00
Andreas Olofsson
2b62ffb1cd Adding SPI master 
-code compiles, but still needs debugging
-small parts not implemented
 2016-03-08 19:33:53 -05:00