FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
39 Commits 7 Branches 1 Tag
Commit Graph

3 Commits

Author SHA1 Message Date
aolofsson
f281bf9e5d Fixed renaming bug in e_tx_ack signal. (thanks verilator) 2014-12-15 15:28:33 -05:00
aolofsson
bb39314399 Verious silly compilation fixes, nothing to see here.. 2014-12-14 22:24:16 -05:00
aolofsson
4f51cc342d Adding new verilog modules for receiver and transmitter 
-moving away from Vivado block editor
-creating a "clean" split between RX and TX
 2014-12-14 17:18:53 -05:00