FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity
1,524 Commits 7 Branches 1 Tag
Commit Graph

5 Commits

Author SHA1 Message Date
aolofsson
3cb916f4b5 Fixing typo bug in csa32 2021-07-28 18:27:21 -04:00
aolofsson
aeb391a186 Fixing module name issue 2021-07-28 18:25:24 -04:00
aolofsson
9e41b55f22 Adding default property to all cells 
-Can be used to select between different cells (like sizes) that have the exact same logical function
 2021-07-27 22:55:45 -04:00
aolofsson
541ed2fbc8 Fixing csa cell to be single bit 2021-07-27 22:54:00 -04:00
aolofsson
3dbb3755af Adding asiclib 
-Represent set of cells that need hard coded cells or hard coded gate level designs.
 2021-07-27 22:24:40 -04:00