FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
1,237 Commits 7 Branches 1 Tag
Commit Graph

1237 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Andreas Olofsson
434b8fd141 Merge pull request #82 from olajep/parallella-oh-gpio-spi-projects-separate-address-space 
Parallella oh gpio spi projects separate address space
 2016-05-19 09:56:30 -04:00
Ola Jeppsson
15b2e9d6a8 spi: Move out of the way of elink 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-19 14:12:15 +02:00
Ola Jeppsson
8a6eb44cd5 gpio: Move out of the way of elink 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-19 14:10:47 +02:00
Andreas Olofsson
f9613d8d89 Updating dma with new packet format 2016-05-15 15:49:39 -04:00
Andreas Olofsson
d0b5fcdc69 Updating spi to new packet format 2016-05-15 15:48:45 -04:00
Andreas Olofsson
e6071559a0 Updating mio to new packet format 2016-05-15 15:48:31 -04:00
Andreas Olofsson
363a5cf717 Updating gpio for new emesh packet format 2016-05-15 15:47:45 -04:00
Andreas Olofsson
82b6b2fcb1 Updating to new emesh packet mappers 2016-05-15 15:46:49 -04:00
Andreas Olofsson
c78c24899f Updating emesh packet mappers 
- modified 64b interface
- adding some other address widths/types
- making AW/PW orthogonal for added flexibility, this means wheneve these blocks are used, you have to specify AW/PW
- making 32/104 the default for backwards compatibility
- changing to v2005 interface
- adding license
 2016-05-15 15:45:05 -04:00
Andreas Olofsson
a9708c0ba4 Adding PW to dv interfaces 
- Needed for generic relantionship between AW/PW
 2016-05-15 15:33:00 -04:00
Andreas Olofsson
0a320ad624 Cleaning up PIC code 
- moved to v2005
- changing parameters LAW-->AW, IRQW-->IW
 2016-05-15 15:31:42 -04:00
Andreas Olofsson
790de29a9d Updating interfaces 
- Making both AW/PW mandatory for packet interfaces (need the flexibility...)
- Updating to verilog 2005 style interface
 2016-05-13 23:17:38 -04:00
Andreas Olofsson
33f1394eb9 Generate block consistency 
-Keep names short and consistent
 2016-05-08 22:45:40 -04:00
Andreas Olofsson
8c7e058286 Merge branch 'master' of github.com:parallella/oh 2016-05-05 23:35:25 -04:00
Andreas Olofsson
59d758d9c6 Adding notes on generate blocksx 2016-05-05 23:35:13 -04:00
Andreas Olofsson
10cad20205 Merge pull request #78 from olajep/spi-fpga-project 
SPI fpga project
 2016-05-04 14:24:55 -04:00
Ola Jeppsson
6c7e09fc66 spi: Add FPGA project 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-04 20:13:15 +02:00
Ola Jeppsson
cc50698004 spi: Add parallella_spi top module 
Note:
spi_s_sclk must map to a SRCC/MRCC capable pin.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-04 20:13:15 +02:00
Ola Jeppsson
47d384db4c spi: Add axi_spi module 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-04 19:05:16 +02:00
Andreas Olofsson
99cc9279c4 Merge pull request #77 from olajep/linux-gpio-driver 
GPIO: Update Linux driver
 2016-05-03 18:44:24 -04:00
Andreas Olofsson
9bae970ae9 Merge pull request #76 from olajep/gpio-fpga-project 
GPIO: Fix incorrect documentation for ITYPE register
 2016-05-03 18:43:01 -04:00
Ola Jeppsson
909f7feabf GPIO: Update Linux driver 
Branch with full history here:
https://github.com/parallella/parallella-linux/tree/oh-gpio

ChangeLog:

commit eb190fa4891cf2c2d33f263d51c566ebb15ac9a1
Author: Ola Jeppsson <ola@adapteva.com>
Date:   Tue May 3 23:27:52 2016 +0200

gpio: oh: Interrupt detection is disabled for masked interrupts

The OH GPIO controller disables interrupt detection for masked
interrupts so we don't need to provide a irq_enable() to protect from
spurious interrupts.

Nor do we need to mask ILAT against IMASK to get pending interrupts in
the interrupt handler.

commit 366257c1893199d3dba5f3768df8b235d702f56e
Author: Ola Jeppsson <ola@adapteva.com>
Date:   Tue May 3 23:18:50 2016 +0200

gpio: oh: Fix mix-up of level/edge interrupt types

The OH GPIO documentation incorrectly states that level type interrupts
are the default, when it's the opposite (edge) in RTL code.

commit ecd55cda6ea9967fb98cf89f1f6c622d2ac8d390
Author: Ola Jeppsson <ola@adapteva.com>
Date:   Tue May 3 19:35:10 2016 +0200

gpio: oh: Remove irq member from struct oh_gpio

We only use the irq number in oh_gpio_probe(), after that it's managed
by devm.

commit 582ab5097fe59b389218deb509619bfc313cab27
Author: Ola Jeppsson <ola@adapteva.com>
Date:   Fri Apr 29 15:17:49 2016 +0200

gpio: oh: Limit to 32-bit register access if possible

Limit to 32-bit register access when ngpios is less than 32.  Current
oh-gpio HDL code does not support split access to the upper 32-bits of a
register, so right now we're limited to 32 GPIOs on 32-bit
architectures.

commit 5cb10394ba6b524c6acfe82e7481d86473ace453
Author: Ola Jeppsson <ola@adapteva.com>
Date:   Fri Apr 29 13:45:46 2016 +0200

gpio: oh: Add ngpios property

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-04 00:19:15 +02:00
Ola Jeppsson
0ca46caf4f GPIO: Fix incorrect documentation for ITYPE register 
Edge is default.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-03 20:44:07 +02:00
Andreas Olofsson
82255b1318 Merge pull request #75 from olajep/gpio-fpga-project 
Gpio fpga project
 2016-05-03 13:35:53 -04:00
Ola Jeppsson
598fa0dc7d GPIO: Connect IRQ in FPGA design 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-03 17:06:04 +02:00
Ola Jeppsson
e30678f2d3 GPIO: Add zero and one constants to parallella_gpio 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-03 17:06:04 +02:00
Ola Jeppsson
806be9db5c GPIO: Fix pin constraints for FPGA project 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-03 15:38:51 +02:00
Ola Jeppsson
1c0c72d964 GPIO: parallella_gpio: Fix pin direction 
Connect gpio directly to pgpio.
The oh_tristate block was never needed.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-05-03 14:42:22 +02:00
Andreas Olofsson
84dc26bb14 Merge pull request #74 from olajep/gpio-fpga-project 
Gpio fpga project
 2016-04-29 12:42:05 -04:00
Ola Jeppsson
feffddb166 GPIO: Update FPGA project to use parallella_gpio as top 
Use parallella_base pin constraints.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-29 18:03:41 +02:00
Ola Jeppsson
13f0f7984b GPIO: Add parallella_gpio module 
Parallella board top module.
Uses pgpio from parallella base.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-29 18:02:31 +02:00
Ola Jeppsson
b6cd729b20 common: Add oh_tristate module 
Function: Bidirectional port with output-enable

Not tested.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-29 18:01:20 +02:00
Ola Jeppsson
80f7befb2a GPIO: Fix access/wait/packet signals in AXI module 
Need mux for rd_access and wr_access.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-29 17:56:57 +02:00
Ola Jeppsson
0c91885643 GPIO: Add FPGA project 
Add FPGA project for Vivado.
It compiles but not tested.

TODO:
gpio_in / gpio_out are not connected.
Interrupt not connected.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-28 00:49:50 +02:00
Ola Jeppsson
78422215e7 GPIO: Add AXI GPIO module 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-28 00:48:41 +02:00
Ola Jeppsson
de8d7b7132 GPIO: Fix hardcoded address width 
Use parameter value (which can be smaller).

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-28 00:35:38 +02:00
Andreas Olofsson
22f36ce93d Merge pull request #69 from olajep/linux-gpio-driver 
Linux gpio driver
 2016-04-22 08:24:31 -04:00
Ola Jeppsson
2ae9c2420a GPIO: Add linux kernel driver 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-22 13:39:50 +02:00
Ola Jeppsson
0ecf9087a0 GPIO: Move gpio library to separate directory 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-04-22 13:02:00 +02:00
Andreas Olofsson
23cdb8d8d4 Adding clock mux with integrated clock gater 2016-04-19 22:55:29 -04:00
Andreas Olofsson
5e8c53f619 Tweaking isolate block 
- removing power signals for now
- adding asic parameter
 2016-04-19 22:54:30 -04:00
Andreas Olofsson
8e23abbc98 Standby bug fix (floating clk) 2016-04-19 22:54:00 -04:00
Andreas Olofsson
05f73e200d Improving standby circuit 
- removing reset (bad logic)
- refactor for simplicity/clarity
- interface changes
 2016-04-19 16:23:50 -04:00
Andreas Olofsson
2d3fb8d94c Making clock gater asic friendly 
- removing reset, shouldn't be in logic
- instantiating asic integrated clock gating cell
- removing vectorization, shouldn't be here
 2016-04-19 16:19:26 -04:00
Andreas Olofsson
6742976401 Fixing more synthesis warnings 2016-04-17 10:37:08 -04:00
Andreas Olofsson
4e513cfcce Fixing synthesis compilation warnings 
- Could supress warning printout, but you can't control people's synthesis scripts. Better to fix once than N times...
 2016-04-17 09:49:07 -04:00
Andreas Olofsson
96e13629aa Fixing standby block 
- Was missed because block was never instantiated...
- Iverilog not very particular..not a great linter
 2016-04-17 09:47:55 -04:00
Andreas Olofsson
8b24139be1 Adding ASIC parameter to special library functions 
- Needed to map to specific proprietary libraries
- Need to hide actual cells behind abstraction due to NDA
 2016-04-15 23:25:49 -04:00
Andreas Olofsson
3314051934 Adding delay cell 2016-04-15 23:25:16 -04:00
Andreas Olofsson
a330f73838 Fixing readme 2016-04-15 22:38:06 -04:00