FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
1,032 Commits 7 Branches 1 Tag
Commit Graph

3 Commits

Author SHA1 Message Date
Andreas Olofsson
8c350eed91 Debugged most of SPI 
-Changed to FIFO on TX path (cleaner)
-No good solution on RX with CDC since clock can stop, so you can't use an async fifo.
-Slave needs cleanup, rethink...
-Using commong par2ser and ser2par blocks
 2016-03-09 22:46:24 -05:00
Andreas Olofsson
3168228174 Adding functionality for various modules 
(Work in progress, not tested)
 2016-01-10 13:33:31 -05:00
Andreas Olofsson
e9d3c78b17 Adding interfaces 2015-12-17 13:50:59 -05:00