FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
1,403 Commits 7 Branches 1 Tag
Commit Graph

1403 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Andreas Olofsson
b0a94d7f43 Adding stubs for IP blocks used in elink 2015-04-08 23:38:36 -04:00
Andreas Olofsson
f1b6a0f3b7 Adding constants directory 
1. Platform specific constants (xilinx vs altera)
2. Version specific constants
Basically anything that affects `ifdefs
 2015-04-08 13:40:22 -04:00
Andreas Olofsson
d2fc0da3a1 Fixing file permissions 
Verilog text files should not have execute permissions!
 2015-04-08 13:26:12 -04:00
Andreas Olofsson
a6a5de33c2 Fixing bus issue with datain/dataout signal 
Found in Vivado...
Needed to  connect up the wait signals properly on dataout/datain registers
 2015-04-08 13:20:25 -04:00
Andreas Olofsson
d2cb9aa224 Refactoring and fixing bugs... 
-back and forth with emmu, memory is now inside (for good)
-renamed clocks in etx to clarify
-updated logic in protocol and disty
-updated clock module
...one more review pass and we are ready for testing...
 2015-03-25 19:25:12 -04:00
Andreas Olofsson
b0b9315bf1 Massive checkin... 
-this may break already broken projects
-creates a Verilog top level (instead of using Vivado block level design)
-integrates mmy and mailbox (not completely integrated)
-compiles...
-pours in all of the code from the archive
(some new logic created)
 2015-03-24 20:44:03 -04:00
Andreas Olofsson
230963ba6f Integrating Fred's changes 2015-03-24 15:12:53 -04:00
Andreas Olofsson
edf69e3d3d Includes Fred's latest bug fixes (from project archive) 2015-03-23 16:14:40 -04:00
Andreas Olofsson
0aa949b382 Fixing typo 2015-03-23 15:46:56 -04:00
Andreas Olofsson
8f22ce2fec Merge remote-tracking branch 'origin/elink_redesign_fred' 
Conflicts:
	fpga/src/ecfg/hdl/ecfg.v
	fpga/src/gpio/hdl/parallella_gpio_emio.v
 2015-03-23 15:29:55 -04:00
Andreas Olofsson
054b547541 Merge remote-tracking branch 'origin/elink_redesign' 2015-03-23 15:24:38 -04:00
Fred Huettig
573d322d16 Revert "Fixing port declarations (thanks Verilator!)" 
This reverts commit 75310447401bce8561b7a67d4c8aeca27c261464.
 2015-01-28 14:15:13 -05:00
Fred Huettig
857af62484 Partial integration of new elink 2015-01-28 13:53:09 -05:00
Fred Huettig
48c455121c Added XDC constraints files. 
Added REMAP function to non-MMU eDistrib.
Fixed EMAXI operation when eLink is very busy.
Added streaming support for eproto_rx.
Fixed handling of bursts on ESAXI, added support for memcpy() unaligned reads.
Added testbench code.
 2014-12-19 16:15:26 -05:00
aolofsson
2c886c4e24 Fixing port declarations (thanks Verilator!) 2014-12-15 16:39:28 -05:00
aolofsson
f281bf9e5d Fixed renaming bug in e_tx_ack signal. (thanks verilator) 2014-12-15 15:28:33 -05:00
aolofsson
b83ef81db6 Wrong bus width (just cleanup..) 2014-12-15 15:26:07 -05:00
aolofsson
1346c02803 Verilator inspired bug fixes 
-address width in elink
-bus widths in ecfg
-command file more generic
 2014-12-15 15:25:09 -05:00
aolofsson
bb39314399 Verious silly compilation fixes, nothing to see here.. 2014-12-14 22:24:16 -05:00
aolofsson
2cb3b9a29b Consolidating all axi interface in one directory 
Adding interface for axi lite slave, needs content
 2014-12-14 22:22:49 -05:00
aolofsson
47fa7ff23d Adding stubs files for xilinx IP 
Goal is to create models for all of these
 2014-12-14 22:21:01 -05:00
aolofsson
7b6b281862 Adding new elink top level file written in verilog. 
Compiles and runs (needs work)
 2014-12-14 22:19:02 -05:00
aolofsson
0cd5939a26 Adding fofo environment for elink to check for broken signals. 
Too many stub modules to be practical..next need sim models
 2014-12-14 22:17:23 -05:00
aolofsson
d2a4d1431b Moving file to elink (makes more sense): 
Each directory should be a self contained "object"
 2014-12-14 17:41:07 -05:00
aolofsson
c9a70e5f6b An unverified clean top level elink design module 2014-12-14 17:25:46 -05:00
aolofsson
4f51cc342d Adding new verilog modules for receiver and transmitter 
-moving away from Vivado block editor
-creating a "clean" split between RX and TX
 2014-12-14 17:18:53 -05:00
aolofsson
4944fa321a Adding axi lite interface to be used by various registers 2014-12-14 17:17:04 -05:00
aolofsson
6dd3c27936 Incremental renaming 2014-12-14 09:14:25 -05:00
aolofsson
c2476e4a33 Created a verilog wrapper for the elink transmitter 
(moving away from the Vivado block editor)
 2014-12-12 20:36:15 -05:00
aolofsson
f8bbb289ff Changed module name for new structure 2014-12-12 16:35:59 -05:00
aolofsson
100e17a304 Renamed file 
Converted all signals to lower case
 2014-12-12 16:34:52 -05:00
aolofsson
94ef357c52 Removing old files not needed by new design 2014-12-12 12:27:22 -05:00
aolofsson
53f1ef0e46 Add register definition for ESYSDEBUG... 2014-12-12 12:20:18 -05:00
aolofsson
88443f7f98 Adding a read only debug register for monitor important elink signals. 
Useful for debugging new hardware.
 2014-12-11 14:51:09 -05:00
Fred Huettig
8a7cae33de Minor fixes for implementation. 2014-11-24 01:57:57 -05:00
Fred Huettig
ad8a088a36 eCfg: Renamed reset input to hw_reset, OR'd into ecfg_reset output. 
eCfg IP updated to match.
 2014-11-19 16:59:04 -05:00
Fred Huettig
1bc118cfcd Merge branch 'elink_redesign' of https://github.com/Parallella/parallella-hw into elink_redesign 
Conflicts:
	fpga/src/ecfg/hdl/ecfg.v
 2014-11-19 12:29:35 -05:00
Fred Huettig
440d932794 New Vivado-friendly modules, testbench for elink gold-vs-new. 2014-11-19 12:02:18 -05:00
aolofsson
6778fce054 Cleaning up old files.. 2014-11-06 15:40:40 -05:00
aolofsson
b151bc90e1 More file organization 
Adding some more utility functions
 2014-11-06 12:19:39 -05:00
aolofsson
60182e52e3 A "complete" elink top level block with all new features added. Still need 
to work on the axi side.
 2014-11-06 12:18:16 -05:00
aolofsson
c01793a902 Adding place holders for hard macros 2014-11-06 12:17:56 -05:00
aolofsson
4819599f00 Fixing interface as 20 bits, fits with Epiphany architecture. 
Very unlikely to EVER change, so hard coding.
 2014-11-06 12:17:09 -05:00
aolofsson
3f513c9d84 Basic interfaces..still need to add the axi signals and fill in the content 2014-11-06 12:16:09 -05:00
aolofsson
d1a669026f Adding readback indicator for slave axi mux 2014-11-06 12:15:19 -05:00
aolofsson
b997ddd691 Adding readback indicator for AXI slave mux 2014-11-06 12:14:49 -05:00
aolofsson
26c5da0cbb Create combined reset (hw+sw) 
Added data select output for axi_slave mux
Signal cleanup (gpio_data)
 2014-11-06 11:52:38 -05:00
aolofsson
0ba677883d Adding run.sh files for simulation 2014-11-05 20:00:57 -05:00
aolofsson
122fb564c8 Changing to 20 bit address interface 2014-11-05 19:59:15 -05:00
aolofsson
536613b230 Changed to 20 bit addressing for clarity in FPGA 2014-11-05 19:49:18 -05:00