FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-21 22:12:54 +08:00
Code Issues Projects Releases Wiki Activity
416 Commits 7 Branches 1 Tag
Commit Graph

5 Commits

Author SHA1 Message Date
Andreas Olofsson
77e210e7c2 Synchronous exit from reset 
-Async asert, sync deassert
-Haven't used this before.. (review?)
 2015-05-14 22:28:41 -04:00
Andreas Olofsson
0ca303432b Cleanup 2015-05-01 17:31:45 -04:00
Andreas Olofsson
9e931c47ec Cleanup 2015-04-18 16:26:32 -04:00
Andreas Olofsson
c41a0a8640 Cleaning up licenses for consistency 
-All files still GPLv3
-Placed at the bottom of the file (I am tired of looking at them!)
 2015-04-17 22:21:08 -04:00
Andreas Olofsson
69f3df4140 Continued work to create clean design: 
-pll bypass for clocks (customer request)
-adding dividers on all clocks (tx/cclk)
-adding reset block (clearer)
-using commong clock_divider block
-need to clean up divider block later today, slightly broken:-)
 2015-04-15 11:54:43 -04:00