Andreas Olofsson
7094173ae9
Reorg! Why?
...
- The top level directory was not scaling, too imposing
- Friendlier to download a repo and see a finite number of top level dirs
- We are just getting started...
2016-03-22 08:13:40 -04:00
Andreas Olofsson
f60f3515e6
Making front page table links to README files
...
-Every folder should be more or less self contained
-Hopefully one day this repo will look more like parallella-examples
2016-03-10 07:38:06 -05:00
Andreas Olofsson
e471850bd7
Adding table of content to README
2016-03-09 14:40:36 -05:00
Andreas Olofsson
d9f18e7b58
DV cleanup
...
-removing all redundant build files, there must be only one...
2016-03-08 21:23:02 -05:00
Andreas Olofsson
e549a63a04
Reorg/cleanup
2016-03-08 19:37:42 -05:00
Andreas Olofsson
4630ef4033
Cleanup MIO commit
2016-02-26 23:08:14 -05:00
Andreas Olofsson
7d21ba64b7
Formatting
2016-02-26 23:00:53 -05:00
Andreas Olofsson
c9e5336b5a
Formatting
2016-02-25 20:05:49 -05:00
Andreas Olofsson
090b6286d9
Wideneded scope of readme
2016-02-25 20:04:39 -05:00
Andreas Olofsson
096dd728e4
Adding c2c description
2016-02-24 20:57:55 -05:00
Andreas Olofsson
3421e89536
Renaming irqc to pic
...
-More attractive name (has a wiki entry even...)
2016-02-20 21:55:49 -05:00
Andreas Olofsson
1c88992d64
Adding coding methodology link
2016-02-18 17:06:01 -05:00
Andreas Olofsson
804906554e
Adding descriptions of all folders
2016-02-18 12:39:18 -05:00
Andreas Olofsson
d369b509b2
Adding wavedrom to recommended list
2016-02-16 14:26:46 -05:00
Andreas Olofsson
2bc6b75ecd
Reorg
2016-02-13 14:47:24 -05:00
Andreas Olofsson
db02f8a8db
Clarifying status of modules
2016-02-11 22:13:16 -05:00
Andreas Olofsson
3639cbfdc3
Adding irqc entry
2016-02-11 22:07:08 -05:00
Andreas Olofsson
b8420b853c
Formatting
2016-02-03 23:16:42 -05:00
Andreas Olofsson
50d2ec8fbf
Adding cute logo picture
2016-02-03 23:10:02 -05:00
Andreas Olofsson
48e62c244c
Cleanup README + old directory
2016-01-24 23:50:17 -05:00
Andreas Olofsson
017d15660c
Adding Verilog quick reference
2016-01-19 13:40:46 -05:00
Andreas Olofsson
ce26571cec
Adding aes block
2016-01-17 21:26:34 -05:00
Andreas Olofsson
34d1049bab
Adding list of resources
2016-01-11 20:51:27 -05:00
Andreas Olofsson
4fe7a32be3
Adding a logic analyzer module for debugging
2015-11-25 21:19:55 -05:00
Andreas Olofsson
7fcd0a366f
Adding contribution instructions
2015-11-06 11:31:16 -05:00
Andreas Olofsson
3969e6d19e
Moving to MIT license
2015-11-06 11:25:05 -05:00
Andreas Olofsson
e47fd56a21
Bulk edits (clean up later)
2015-11-06 07:03:28 -05:00
Andreas Olofsson
fb45666b13
Adding idelay config register documentation
2015-11-03 10:46:05 -05:00
Andreas Olofsson
af6bebe18a
Adding language on licensing
2015-11-01 17:09:12 -05:00
Andreas Olofsson
7f8b95eafd
Fixing typos
2015-11-01 16:48:58 -05:00
Andreas Olofsson
97dfc3eeaf
Adding descriptions
2015-11-01 16:47:40 -05:00
Ola Jeppsson
5e16c906f7
Update README
...
Add (work-in-progress) build instructions.
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
2015-07-05 23:32:28 +02:00
Andreas Olofsson
8770696d87
Massive commit sequence coming...
2015-04-23 17:48:12 -04:00
Andreas Olofsson
8954d14b92
Basic infrastructure
...
-GPL license file
-Need to add license section in README file...
2015-04-21 21:36:37 -04:00
Andreas Olofsson
e437297991
Merge branch 'master' of https://github.com/parallella/oh
...
Conflicts:
README.md
2015-04-21 21:22:30 -04:00
Andreas Olofsson
a717a3b744
Update README.md
2015-04-21 21:19:10 -04:00
Andreas Olofsson
83dea660a2
Update README.md
2015-04-21 21:17:02 -04:00
Andreas Olofsson
b988a54244
Initial commit
2015-04-21 21:16:42 -04:00
Andreas Olofsson
b0b9315bf1
Massive checkin...
...
-this may break already broken projects
-creates a Verilog top level (instead of using Vivado block level design)
-integrates mmy and mailbox (not completely integrated)
-compiles...
-pours in all of the code from the archive
(some new logic created)
2015-03-24 20:44:03 -04:00