FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
814 Commits 7 Branches 1 Tag
Commit Graph

5 Commits

Author SHA1 Message Date
Andreas Olofsson
b130ac8fea Making AW in emesh2packet / packet2emesh explicit parameter 2016-01-10 11:51:49 -05:00
Andreas Olofsson
d558bd5f99 Packet converter interface changes 
-packet2emesh and emesh2packet had interface name changes
 2015-12-17 12:51:22 -05:00
Andreas Olofsson
04cd179f5a Lint fixes for icarus/verilator 2015-11-09 21:57:25 -05:00
Andreas Olofsson
55ba8ff635 Cleaning up warnings from FGPA tools 
- removing unconnected ports
- only one rst input for async_fifo
- synchronizing the reset input toe emaxi fifo
 2015-11-09 13:23:40 -05:00
Andreas Olofsson
63bf5d25a4 Moving to active low reset 
- Because this is the right thing to do for chips
- Not going to tell you why...
 2015-11-06 16:51:57 -05:00