FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
1,314 Commits 7 Branches 1 Tag
Commit Graph

6 Commits

Author SHA1 Message Date
Peter Saunderson
553ee31400 Synthesis: parameter = `CFG_ASIC not accepted in module declaration 
Vivado does not pre-process defines in the module declaration.
The result is that each module with this type of declaration is AutoDisabled by Vivado

Moving the top level define to a localparam fixes this problem

Signed-off-by: Peter Saunderson <peteasa@gmail.com>
 2016-08-17 15:06:01 +01:00
Andreas Olofsson
f2086c5e69 Asic lib cleanup 
-moving back to generic asic cells after all..
-fixing parameter issue in memory module
-named block issue (genblk warning)
 2016-06-25 00:04:25 -04:00
Andreas Olofsson
2623d2239e Adding asiclib cell for lat0 2016-06-24 20:34:32 -04:00
Andreas Olofsson
4e513cfcce Fixing synthesis compilation warnings 
- Could supress warning printout, but you can't control people's synthesis scripts. Better to fix once than N times...
 2016-04-17 09:49:07 -04:00
Andreas Olofsson
fef2bdbe08 Making latch interface generic 
- Should look like a standard cell gate
 2016-04-11 11:58:54 -04:00
Andreas Olofsson
7094173ae9 Reorg! Why? 
- The top level directory was not scaling, too imposing
- Friendlier to download a repo and see a finite number of top level dirs
- We are just getting started...
 2016-03-22 08:13:40 -04:00