FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity
1,064 Commits 7 Branches 1 Tag
Commit Graph

6 Commits

Author SHA1 Message Date
Andreas Olofsson
c9b2b9e0d8 Fixing basic spi test to fit new clock divider 2016-03-21 20:26:29 -04:00
Andreas Olofsson
74d1a9dc72 Fixing SPI header file inclusion issue 2016-03-11 15:08:01 -05:00
Andreas Olofsson
b34a3795e8 Completed basic SPI test 
- configure master
- write to tx fifo
- read from remote slave
- read from local master register
 2016-03-10 22:02:25 -05:00
Andreas Olofsson
286914e53c SPI debug cleanup 2016-03-10 17:01:29 -05:00
Andreas Olofsson
8c350eed91 Debugged most of SPI 
-Changed to FIFO on TX path (cleaner)
-No good solution on RX with CDC since clock can stop, so you can't use an async fifo.
-Slave needs cleanup, rethink...
-Using commong par2ser and ser2par blocks
 2016-03-09 22:46:24 -05:00
Andreas Olofsson
cb0b0e933c Adding basic tests for small modules 
(so that run.sh can runt out of top dir)
 2016-03-08 21:21:41 -05:00