FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
1,369 Commits 7 Branches 1 Tag
Commit Graph

58 Commits

Author SHA1 Message Date
Andreas.Olofsson
d6f5de24d7 Changing hierarchy to promote blocks 2020-01-28 18:12:57 -05:00
Andreas Olofsson
7094173ae9 Reorg! Why? 
- The top level directory was not scaling, too imposing
- Friendlier to download a repo and see a finite number of top level dirs
- We are just getting started...
 2016-03-22 08:13:40 -04:00
Andreas Olofsson
4d172960c1 Renaming the generic dut template file 2016-03-11 16:40:30 -05:00
RainerWasserfuhr
eb01ecac71 Update README.md 
typo
 2016-03-02 02:25:02 +01:00
Andreas Olofsson
4b48d138be Merge branch 'master' of https://github.com/parallella/oh 2016-02-03 23:13:48 -05:00
Andreas Olofsson
29237f0639 Fixed burst bit location 
-turns out chip design was different
-off by one...
 2016-02-03 23:11:46 -05:00
Ola Jeppsson
e3c3569a3e elink: etx_cfg: Fix transmit mode bits typo 
Signed-off-by: Ola Jeppsson <ola@adapteva.com>
 2016-01-27 20:41:18 +01:00
Andreas Olofsson
2cc776e926 Updating mailbox documentation 2016-01-20 10:53:29 -05:00
Andreas Olofsson
240e5b433c Moving mailbox registers to new addres 
-Mailbox is a pretty useful little block, registers don't belong in the RX space
-Moved registers to the "MESH" group block at bits [10:8].
-Feel good about this, should not change...
-Has been tested  to work with test/test_regs.emf
-For new register address, see README.md

cc @olajep @peteasa
 2016-01-16 14:44:35 -05:00
Andreas Olofsson
b56da83aeb Clarifying R/W permissions on some registers 2016-01-12 09:02:37 -05:00
Andreas Olofsson
2bbe1e11b1 Change to TXCFG register! 
- Made room for extra bit in ctrlmode register
 2016-01-11 21:35:57 -05:00
Andreas Olofsson
19fa611bb9 Massive reorganization to impove reuse 
- adding more chip code
- pushing memory stuff into common
- making common "oh_" naming class
-
 2015-11-30 13:45:49 -05:00
Andreas Olofsson
3ce9b41726 Working mailbox! 
- Gating mailbox_not empty with irq_en. bit [28] of RXCFG
- Changing elink output interrupt to "or" of not_empty and full
- Adding mailbox status register (mostly for debug)
- Moving register addresses to make space for mailbox status register
- Fixing wrappers for DV
- Updating README docs with new register map
- Removing mailbox from RX status reg. Doesn't belong there, should be coupled with mailbox for modularity.
 2015-11-29 12:20:17 -05:00
Andreas Olofsson
045652cc10 Adding TXPACKET register to doc 2015-11-25 21:59:43 -05:00
Andreas Olofsson
4228fccd56 Adding debug features to elink 
- Adding RX/TX sticky monitors bits in STATUS register
- Adding burst enable bit for debugging. Turned off by default.
 2015-11-25 10:18:02 -05:00
Andreas Olofsson
074186bd31 Adding new axi utility lib to sim file + README cleanup 2015-11-18 23:33:08 -05:00
Andreas Olofsson
23485861f5 Fixing README TOC links 
hrefs should be done in all lower case for in documents links
 2015-11-17 22:05:14 -05:00
Andreas Olofsson
cd544924d7 Fixing up README file 2015-11-17 22:00:12 -05:00
Andreas Olofsson
2b65282a11 Adding table of contents to README 2015-11-17 21:45:52 -05:00
Andreas Olofsson
1943ce96a2 Adding Vivado pre-requisite commenbt 2015-11-17 17:48:19 -05:00
Andreas Olofsson
bac3d5f887 README cleanup 2015-11-17 17:34:41 -05:00
Andreas Olofsson
144e683c2b Adding elink simulation instructions 2015-11-17 17:11:48 -05:00
Andreas Olofsson
fbcf58d642 Adding description for wait signal 
- Also fixing packet description
 2015-11-13 16:26:32 -05:00
Andreas Olofsson
dccaadc286 Updating register names and fixing error in description of RXCFG 2015-11-11 14:26:46 -05:00
Andreas Olofsson
02ae7cf83d Cleanup 2015-11-09 20:39:48 -05:00
Andreas Olofsson
fb45666b13 Adding idelay config register documentation 2015-11-03 10:46:05 -05:00
Andreas Olofsson
2b67e0007a Updated simulation instructions 2015-11-02 19:28:00 -05:00
Andreas Olofsson
36f9764b07 Linking in clocking diagram 2015-09-25 15:40:52 -04:00
Andreas Olofsson
e42443574d Adding clocking diagram 2015-09-25 15:22:12 -04:00
Ola Jeppsson
efb1eea253 README.md: ETX_CFG == 0xF0210 2015-09-07 19:50:28 +02:00
Andreas Olofsson
b0a321a588 Clarified enable/disable status 
-For now RX/TX is always on
-At some point make default off?
 2015-08-07 09:25:41 -04:00
Andreas Olofsson
617e5f76de Updating interface description 2015-08-07 09:15:10 -04:00
Andreas Olofsson
f908acc259 Updating docs 
-clarifications
-removing TX DMA
 2015-08-07 09:09:42 -04:00
Andreas Olofsson
5e50d78c51 Merge branch 'master' of https://github.com/parallella/oh 2015-08-07 07:56:44 -04:00
Andreas Olofsson
36e8f78370 README changes and various fixes 2015-08-07 07:56:30 -04:00
Andreas Olofsson
cbc029521b Update README.md 2015-08-04 18:08:02 -04:00
Andreas Olofsson
a03b036b29 Formatting resource table 2015-05-12 08:18:58 -04:00
Andreas Olofsson
169ab2d488 Adding FPGA resource numbers 2015-05-12 08:13:25 -04:00
Andreas Olofsson
fb96664a9c Fixed width files doesn't work with .md files 2015-05-11 23:45:25 -04:00
Andreas Olofsson
5105790ff0 Adding address next to name 
(ease of use)
 2015-05-11 23:39:32 -04:00
Andreas Olofsson
bb37be52db Updating elink register descritons 
-removing unused features
-updating register names
-updating structure
-simplifying protocol text
 2015-05-11 23:18:21 -04:00
Andreas Olofsson
b5e53f8196 Adding images, rearranging 2015-05-11 22:26:57 -04:00
Andreas Olofsson
9793be3bf0 Fixing crucial error in documentation 
-Nothing worse than incorrect comments!
 2015-05-07 23:52:02 -04:00
Andreas Olofsson
d8b5fa78ef Adding emesh as basic building block 2015-05-05 21:38:41 -04:00
Andreas Olofsson
72aff72558 MILESTONE: register read/write working! 
-Bullet proof clock domain crossings!
 2015-05-04 10:49:17 -04:00
Andreas Olofsson
e5fc895a25 Cleanup 2015-05-01 18:33:29 -04:00
Andreas Olofsson
340d99cab1 Instance renaming 
Will help with FPGA synthesis reports (uniqueness needed sometimes)
 2015-05-01 18:19:36 -04:00
Andreas Olofsson
93f0fb6220 README cleanup 2015-05-01 17:42:12 -04:00
Andreas Olofsson
800dacdff4 Updated register map and interface 
-Changed DMA descriptor locations
-Changed colid/rowid -->chipd[11:0] (more consistant)
-Added access column (R/W)
 2015-05-01 17:27:24 -04:00
Andreas Olofsson
49bcc348e4 Making register map look more like Epiphany 2015-04-30 23:33:00 -04:00