FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
1,547 Commits 7 Branches 1 Tag
Commit Graph

10 Commits

Author SHA1 Message Date
aolofsson
88dd3be734 Creating mathlib for arithmetic 2021-08-02 18:18:54 -04:00
aolofsson
4643670a08 Adding ASICLIB description 2021-08-02 18:03:51 -04:00
aolofsson
826bf75d2e Removing depracated script in asiclib 2021-08-02 18:01:55 -04:00
aolofsson
79b1eb5b6c Adding README for asiclib 2021-08-02 18:00:13 -04:00
aolofsson
3cb916f4b5 Fixing typo bug in csa32 2021-07-28 18:27:21 -04:00
aolofsson
aeb391a186 Fixing module name issue 2021-07-28 18:25:24 -04:00
aolofsson
df731e4e13 Adding asiclib scripts directory 2021-07-28 08:48:15 -04:00
aolofsson
9e41b55f22 Adding default property to all cells 
-Can be used to select between different cells (like sizes) that have the exact same logical function
 2021-07-27 22:55:45 -04:00
aolofsson
541ed2fbc8 Fixing csa cell to be single bit 2021-07-27 22:54:00 -04:00
aolofsson
3dbb3755af Adding asiclib 
-Represent set of cells that need hard coded cells or hard coded gate level designs.
 2021-07-27 22:24:40 -04:00